



SUMMER-16 EXAMINATION
Model Answer

Subject Code: 17333

Subject Name: Digital Technique

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills).
- 4) While assessing figures, examiner may give credit for principal components indicated in the Figure. The figures drawn by candidate and model answer may vary. The examiner may give Credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed Constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgment on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on Equivalent concept.

Marks

1. a) Attempt any six of the following:

12

i) List the applications of digital systems.

2

(Any two applications - 1 mark each)

Ans:

Applications of digital systems:

1. Television
2. Communication Systems
3. Radar, Navigation & Guidance Systems
4. Medical Systems
5. Military Systems
6. Industrial Process, Control & Automation
7. Consumer Electronics



SUMMER-16 EXAMINATION
Model Answer

Subject Code: 17333

Subject Name: Digital Technique

- ii) Define the following terms. 2
 1) Noise Immunity 2) Propagation Delay
 (Each Definition -1mark)

Ans:

- 1) **Noise Immunity:** The ability of a digital circuit to tolerate noise signals is called as noise immunity of a circuit
 2) **Propagation delay:** Propagation delay is the average transition delay time for the signal to propagate from input to output when the signals change in value. It is expressed in ns.

- iii) Draw logical symbol and truth table of X-NOR gate. 2
 (Logical Symbol - 1 mark; Truth table - 1 mark)

Ans:



Truth Table of X-NOR Gate:

INPUTS		OUTPUT
A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1



SUMMER-16 EXAMINATION
Model Answer

Subject Code: 17333

Subject Name: Digital Technique

- iv) Which are the universal gates? Why they called it? 2
(Naming - 1 mark; Reason - 1 mark)


Ans:

NAND and NOR gates are called as Universal gates.
With the help of NAND and NOR gates only all basic logical operations can be constructed, hence they are called as universal gates

- v) Convert $(268.75)_{10} = (?)_2$. 2
(1- mark for integer; 1- mark for decimal correct answer)

Ans:

Convert $(268.75)_{10} = (?)_2$.



Fraction part
 $0.75 \times 2 = 1.50 = 1$
 $0.50 \times 2 = 1.00 = 1$
 $0.0 \times 2 = 0.00 = 0$

2	268	0
2	134	0
2	67	1
2	33	1
2	16	0
2	8	0
2	4	0
2	2	0
	1	1

$$(268.75)_{10} = (100001100.110)_2$$

- vi) Give the examples of associative and distributive law of Boolean algebra. 2
(Example of each - 1 mark)



SUMMER-16 EXAMINATION
Model Answer

Subject Code: 17333

Subject Name: Digital Technique

Ans:

Associative Law

1. $(A.B)C=A.(B.C)$
2. $(A +B)+C= A+ (B+C)$

Distributive Law

1. $A.B+A.C=A(B+C)$
2. $(A+B)(A+C)=A+BC$

vii) Name the IC for digital comparator and ALU.

2

(Each correct IC name - 1 mark)

Ans:

1. Digital Comparator: IC 7485
2. ALU: IC 74181

viii) Define any two specifications of DAC.

2

(Any two specification of DAC - 1 mark each)

Ans:

1. **Resolution: Resolution** is defined as the ratio of change in analog output voltage resulting from a change of 1 LSB at the digital input

$$\text{Resolution} = \frac{V_{FS}}{2^n - 1}$$

V_{FS} is defined as the full scale analog output voltage i.e. the analog output voltage when all the digital input with all digits 1.

2. **Accuracy:** Accuracy indicates how close the analog output voltage is to its theoretical value. It indicates the deviation of actual output from the theoretical value. Accuracy depends on the accuracy of the resistors used in the ladder, and the precision of the reference voltage used. Accuracy is always specified in terms of percentage of the full scale output that means maximum output voltage
3. **Linearity:**
 - The relation between the digital input and analog output should be linear.
 - However practically it is not so due to the error in the values of resistors used for the resistive networks.



SUMMER-16 EXAMINATION
Model Answer

Subject Code: 17333

Subject Name: Digital Technique

4. Temperature sensitivity:

- The analog output voltage of D to A converter should not change due to changes in temperature.
- But practically the output is a function of temperature. It is so because the resistance values and OPAMP parameters change with changes in temperature.

5. Settling time:

- The time required to settle the analog output within the final value, after the change in digital input is called as settling time.
- The settling time should be as short as possible.

6. Long term drift

- Long term drift are mainly due to resistor and semiconductor aging and can affect all the characteristics.
- Characteristics mainly affected are linearity, speed etc.

7. Supply rejection

- Supply rejection indicates the ability of DAC to maintain scale, linearity and other important characteristics when the supply voltage is varied.
- Supply rejection is usually specified as percentage of full scale change at or near full scale voltage at 25^oe

8. Speed:

- It is defined as the time needed to perform a conversion from digital to analog. It is also defined as the number of conversions that can be performed per second



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION

(Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION

Model Answer

Subject Code: 17333

Subject Name: Digital Technique

b) Attempt any two of the following: 8

i) Compare CMOS and TTL logic families on following parameters. 4

- | | |
|------------------------|-------------------|
| 1) Propagation Delay | 2) Fan-out |
| 3) Speed-power Product | 4) Noise Immunity |
- (1 - mark for each correct parameter)

Ans:

Parameter	TTL	CMOS
Propagation Delay	10ns	70ns
Fan Out	10	20 -50
Speed power product	100pJ	0.7pJ
Noise Immunity	Very good	Excellent

ii) Implement X-NOR gate by using 4

- 1) NAND gate only 2) NOR gate only
(2 - marks for each correct Implementation)

Ans:

$$Y = \overline{A \oplus B}$$

$$= AB + \overline{A} \overline{B}$$

1

1) Using NAND gate

Taking Double inversion on equation


1

$$Y = \overline{\overline{AB + \overline{A} \overline{B}}}$$

$$Y = \overline{\overline{AB} \cdot \overline{\overline{A} \overline{B}}}$$

$$2 \quad (\overline{A + B} = \overline{A} \cdot \overline{B})$$

Now we can realize equation (2) using NAND gate





SUMMER-16 EXAMINATION

Model Answer

Subject Code: 17333

Subject Name: Digital Technique

2) Using NOR gate


Apply Demorgans theorem to eqⁿ

(2)

$$Y = (\overline{A + B}) \cdot (\overline{A + B})$$

$$(\overline{AB} = \overline{A} + \overline{B})$$

$$Y = \overline{\overline{(\overline{A + B}) \cdot (\overline{A + B})}} \text{ ----- (Taking double inversion)}$$



iii) Convert the following :

4

1) $(327.89)_{10} = (?)_{BCD}$ 2) $(237)_8 = (?)_{10}$

3) $(1011001)_2 = (?)_8$ 4) $(249)_{10} = (?)_2$

(1 mark for each correct answer)

Ans:

1) $(327.89)_{10} = (?)_{BCD}$

3 2 7 . 8 9

0 0 1 1 0 0 1 0 0 1 1 1 1 0 0 0 1 0 0 1

$= (001100100111 \cdot 10001001)_{BCD}$

2) $(237)_8 = (?)_{10}$

$2 \times 8^2 + 3 \times 8^1 + 7 \times 8^0$

$128 + 24 + 7$

159

$= (159)_{10}$



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION
Model Answer

Subject Code: 17333

Subject Name: Digital Technique

3) $(1011001)_2 = (?)_8$

Divide No in pair of 3

$$\begin{array}{r} 1011001 \\ \downarrow \quad \downarrow \quad \downarrow \\ 1 \quad 3 \quad 1 \end{array}$$

$(\because 001 = 1_3)$
 $011 = 3_3$)

$\therefore (1011001)_2 = (131)_8$

4) $(249)_{10} = (?)_2$

2	249	1
	124	0
	62	0
	31	1
	15	1
	7	1
	3	1
	1	1



$\therefore (249)_{10} = (11111001)_2$

2. Attempt any four of the following:

16

a) State and prove De-Morgan's Theorems.

4

(Theorem - 1 mark each; Proof - 1 mark each)

Ans:

Theorem1: It state that the, complement of a sum is equal to product of its complements

$\overline{A+B} = \bar{A} \cdot \bar{B}$

NOR = Bubbled AND

A	B	$\overline{A+B}$	\bar{A}	\bar{B}	$\bar{A} \cdot \bar{B}$
0	0	1	1	1	1
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	0



SUMMER-16 EXAMINATION
Model Answer

Subject Code: 17333

Subject Name: Digital Technique

Theorem2: It states that, the complement of a product is equal to sum of the complements.

$$\overline{A \cdot B} = \overline{A} + \overline{B}$$

NAND = Bubbled OR

A	B	$\overline{A \cdot B}$	\overline{A}	\overline{B}	$\overline{A} + \overline{B}$
0	0	1	1	1	1
0	1	1	1	0	1
1	0	1	0	1	1
1	1	0	0	0	0

b) For the logic expression give below

4

$$F = \overline{X} \cdot Y + X \cdot \overline{Y}$$

- 1) Obtain the truth table.
 - 2) Name the operation performed from truth table.
 - 3) Realize this operation using AND, OR, NOT gates.
 - 4) Realize this operation using only NAND gates.
- (1 mark for each correct answer)


Ans:

1) $F = \overline{X} Y + X \cdot \overline{Y}$

X	Y	\overline{X}	\overline{Y}	$\overline{X} Y$	$X \overline{Y}$	$\overline{X} Y + X \overline{Y}$
0	0	1	1	0	0	0
0	1	1	0	1	0	1
1	0	0	1	0	1	1
1	1	0	0	0	0	0

- 2) The operation performed from the truth is **X-OR** operation
- 3) Realization using AND, OR, NOT

$$F = \overline{X} Y + X \overline{Y}$$






SUMMER-16 EXAMINATION
Model Answer

Subject Code: 17333

Subject Name: Digital Technique



c) Perform the following subtraction using 2's complement method. 4

1) $(01000)_2 - (01001)_2$ 2) $(01100)_2 - (00011)_2$

(2 mark for Correct Answer (Step marking can be given))

Ans:

Step 1: obtain 1's complement of (01001)

$$\begin{array}{r} \text{1's comp} \quad 01001 \\ \quad \quad \quad 10110 \\ \quad \quad \quad + \quad 1 \\ \hline \text{2's comp} \quad 10111 \end{array}$$

Step 2: Add 01000 and 2's complement obtained in step (1)

$$\begin{array}{r} 01000 \\ + 10111 \\ \hline \boxed{0} 11111 \end{array}$$

Carry is 0 and answer is in negative form we have to find 2's complement of ans

$$\begin{array}{r} \text{1's} \quad 11111 \\ \quad \quad 00000 \\ \quad \quad \quad 1 \\ \hline (-00001) = (-1)_{10} \end{array}$$

$$(01000)_2 - (01001)_2 = (-0001)_2$$



SUMMER-16 EXAMINATION
Model Answer

Subject Code: 17333

Subject Name: Digital Technique

$(01100)_2 - (00011)_2$

Step1:- Find 2's complement of $(00011)_2$

$$\begin{array}{r} \text{1's Complement} \quad \quad \quad 11100 \\ + \quad \quad \quad \quad \quad \quad 1 \\ \hline \text{2's Complement} \rightarrow \quad \quad \quad 11101 \end{array}$$

Step 2:- Add $(01100)_2$ and 2's complement of $(00011)_2$ obtain in step 1

$$\begin{array}{r} \quad \quad \quad 01100 \\ + \quad 11101 \\ \hline \text{Carry} \rightarrow \boxed{1} \quad 01001 \end{array}$$

Here carry generated is 1, so any ware is in positive form

$\therefore (01100)_2 - (00011)_2 = (01001)_2$


d) Minimize the following expression using K-map.

4

$F(A,B,C,D) = \pi M(1,4,6,9,10,11,14,15)$

(K Map - 1 mark; equation - 2 marks; realization - 1 mark)

Ans:





MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION
Model Answer

Subject Code: 17333

Subject Name: Digital Technique

- e) Design a full adder using half adder.
(Designing - 4 marks)


4

Ans:

Full Adder is a combinational circuit that performs the addition of three bits (two significant bits and previous carry). It consists of three inputs and two outputs, two inputs are the bits to be added, the third input represents the carry from the previous position

<i>A</i>	<i>B</i>	<i>Carry Input</i>	<i>SUM</i>	<i>CARRY OUT</i>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

A circuit which obeys this truth table is called a **full adder**. We can design a full adder by linking together two half adder circuits:



Thus, we can implement a full adder circuit with the help of two half adder circuits. The first half adder will be used to add A and B to produce a partial Sum. The second half adder logic can be used to add C_{IN} to the Sum produced by the first half adder to get the final S output. If any of the half adder logic produces a carry, there will be an output carry. Thus, C_{OUT} will be an OR function of the half-adder Carry outputs.



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION
Model Answer

Subject Code: 17333


Subject Name: Digital Technique

- f) Draw the block diagrams of ALU IC 74181 and explain the function of all pins. 4
(Diagram - 2 marks; Blocks Explanation - 2 marks)

Ans:

Arithmetic Logic Unit (ALU):

1. The heart of every computer is an Arithmetic Logic Unit (ALU). This is the part of the computer which performs arithmetic as well as logical operations. 74181 is a 24-pin IC in dual in line (DIP) package.
2. A (A_0-A_3) and B (B_0-B_3) are the two 4 bit variables. It can perform a total of 16 arithmetic operations which includes addition, subtraction, compare and double operations. It provides many logic operations such as AND, OR, NOR, NAND, EX-OR, compare, etc. on the two four bit variables.
3. 74181 is a high speed 4 bit parallel ALU. It is controlled by four function select inputs (S_0-S_3). These lines can select 16 different operations for one mode (arithmetic) and 16 another operations for the other mode (logic).
4. M is the mode control input. It decides the mode of operation to be either arithmetic or logic. Mode $M=0$ for arithmetic operations. $M=1$ for logic operations.
5. G and P outputs are used when a number of 74181 circuits are to be used in cascade along with 74182 the look ahead carry generator circuit to make the arithmetic operations faster
6. $A=B$ it is Equality output
7. F (F_0-F_3) 4-bit binary Data Output
8. \bar{C}_n : carry input (active-low)
9. \bar{C}_{n+4} carry output (active-low)





SUMMER-16 EXAMINATION

Model Answer

Subject Code: 17333

Subject Name: Digital Technique

3. Attempt any FOUR of the following: 16

a) Prove the following using the algebraic theorems 4

1) $A + \overline{A}B + A\overline{B} = A + B$

2) $AB + \overline{A}B + \overline{A}\overline{B} = \overline{A} + B$

(2 marks each)

[**NOTE: Steps marks can be given**]

Ans:

1) $A + \overline{A}B + A\overline{B} = A + B$

$$\begin{aligned} \text{L.H.S} &= A(1) + \overline{A}B + A\overline{B} \\ &= A(1+B) + \overline{A}B + A\overline{B} && (1 + B = 1) \\ &= \overline{A}B + A + \overline{A}B + A\overline{B} \\ &= B(A + \overline{A}) + A + A\overline{B} && (A + \overline{A} = 1) \\ &= B(1) + A(\overline{B} + 1) \\ &= B(1) + A(1) && (\overline{B} + 1 = 1) \\ &= A + B \\ &= \text{R.H.S} \\ &= \text{Hence proved.} \end{aligned}$$

2) $AB + \overline{A}B + \overline{A}\overline{B} = \overline{A} + B$

$$\begin{aligned} \text{L.H.S} &= AB + \overline{A}B + \overline{A}\overline{B} \\ &= \overline{A}(B + \overline{B}) + AB \\ &= \overline{A} + AB && (B + \overline{B} = 1) \\ &= \overline{A}.(1) + AB \\ &= \overline{A}(1 + B) + AB && (1 + B = 1) \\ &= \overline{A} + \overline{A}B + AB \\ &= \overline{A} + B(\overline{A} + A) \\ &= \overline{A} + B && (\overline{A} + A = 1) \\ &= \text{R.H.S} \\ &= \text{Hence Proved} \end{aligned}$$



SUMMER-16 EXAMINATION
Model Answer


Subject Code: 17333

Subject Name: Digital Technique

- b) Obtain an 1:8 demultiplexer using 1:4 demultiplexer.
 (4 marks for correct implementation)

4

Ans:



Truth Table

Inputs			Outputs							
S_2	S_1	S_0	Y_0	Y_1	Y_2	Y_3	Y_4	Y_5	Y_6	Y_7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

$S_2 = 0$ 1st Demultiplexer Selected

$S_2 = 1$ 2nd Demultiplexer Selected



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION
Model Answer

Subject Code: 17333

Subject Name: Digital Technique



c) Minimize the following function using K-map.

4

$$F = \sum m(0, 1, 2, 3, 11, 12, 14, 15)$$

(K-map - 1 mark; Formation of groups - 1 mark; Minimized SOP expression - 1 mark; logic circuit - 1 mark)

Ans:





SUMMER-16 EXAMINATION

Model Answer

Subject Code: 17333

Subject Name: Digital Technique

- d) Convert $F(A,B,C) = \sum m(1,4,5,6,7)$ in standard POS form.
(Conversion - 4 marks)

4

Ans:

INPUT		OUTPUT		
A	B	C	m_i	Y
0	0	0	$\bar{A}\bar{B}\bar{C} = m_0$	0
0	0	1	$\bar{A}\bar{B}C = m_1$	1
0	1	0	$\bar{A}B\bar{C} = m_2$	0
0	1	1	$\bar{A}BC = m_3$	0
1	0	0	$A\bar{B}\bar{C} = m_4$	1
1	0	1	$A\bar{B}C = m_5$	1
1	1	0	$AB\bar{C} = m_6$	1
1	1	1	$ABC = m_7$	1

$$F(A, B, C) = \sum m(1, 4, 5, 6, 7)$$

Accordingly, from above table

$$= m_1 + m_2 + m_3 + m_4 + m_5 + m_6 + m_7$$

$$= \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}\bar{C} + A\bar{B}C + AB\bar{C} + ABC$$

Step 1: now change the open sign Π

Step 2: write missing term

$$000 = A+B+C$$

$$010 = A+\bar{B}+C$$

$$011 = A+\bar{B}+\bar{C}$$

Now, new equation is,

$$F(A, B, C) = \Pi M(0, 2, 3) = (A+B+C)$$

$$(\underline{A+\bar{B}+C}). (\underline{A+\bar{B}+\bar{C}})$$

- e) Explain the functions of 'preset' and 'clear' inputs in flip-flops.
(Each Input function - 2 marks)

4

Ans:

The normal data inputs to a flip flop (D, S and R, or J and K) are referred to as *synchronous* inputs because they have effect on the outputs (Q and not Q) only in step, or in sync, with the clock signal transitions. These extra inputs are called *asynchronous* because they can set or reset the flip-flop regardless of the status of the clock signal. Typically, they are called *preset* and *clear*:




MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION
Model Answer

Subject Code: 17333


Subject Name: Digital Technique



When the preset input is activated, the flip-flop will be set ($Q=1$, not- $Q=0$) regardless of any of the synchronous inputs or the clock. When the clear input is activated, the flip-flop will be reset ($Q=0$, not- $Q=1$), regardless of any of the synchronous inputs or the clock. So, what happens if both preset and clear inputs are activated? we get an invalid state on the output.

Asynchronous inputs, just like synchronous inputs, can be engineered to be active-high or active-low. If they're active-low, there will be an inverting bubble at that input lead on the block symbol, just like the negative edge-trigger clock inputs.

Sometimes the designations "PRE" and "CLR" will be shown with inversion bars above them, to further denote the negative logic of these inputs:





MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
 (Autonomous)
 (ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION
Model Answer


Subject Code: 17333

Subject Name: Digital Technique

Inputs			OUTPUT	Operation performed
CLK	PR	CLR		
1	1	1	Q_{n+1}	Normal JK FF
X	0	1	1	FF is set
X	1	0	0	FF is reset

- f) Explain 3-bits synchronous counter with truth table and timing diagram. 4
 (Diagram - 1 mark; Truth table - 1 mark; Timing diagram - 1 mark; explanation - 1mark)

Ans:



Count	000	001	010	011	100	101	110	111	000
State	0	1	2	3	4	5	6	7	8(0)



SUMMER-16 EXAMINATION

Model Answer

Subject Code: 17333

Subject Name: Digital Technique

Operation:

Initially all the FFs are in their reset state. $Q_C Q_B Q_A = 000$

1st Clock pulse:

- FF-A toggles and Q_A becomes 0. But since $Q_A = 0$ at the instant of application of 1st Falling clock edge, $J_B = K_B = 0$ and Q_B does not change state $\therefore Q_B$ remains 0.
- Similarly Q_C also does not change state

2nd Clock pulse: $Q_A Q_B Q_C = 001 \dots \dots \dots$ after 1st clock pulse $\therefore Q_C = 0$.

- FF-A toggles and Q_A becomes 0.
- But at the instant of application of 2nd falling clock edge Q_A was equal to 1. Hence, $J_B = K_B = 1$. Hence FF-B will toggle and Q_B becomes 1.
- Output of AND gate is 0 at the instant of negative clock edge. So $J_C = K_C = 0$. Hence Q_C remains 0.

$\therefore Q_A Q_B Q_C = 010 \dots \dots \dots$ after 2nd clock pulse

3rd clock pulse:

- After the 3rd clock pulse, the output are $Q_C Q_B Q_A = 011$

4th clock pulse:

- Note that $Q_B = Q_A = 1$. Hence output of AND gate = 1 and $J_C = K_C = 1$, at the instant of application of 4th negative edge of the clock.
 - Hence on application of this clock pulse, FF-C will toggle and Q_C changes from 0 to 1
 - FF-A toggles as usual and Q_A becomes 0.
 - Since Q_A was equal to 1 earlier, FF-B will also toggle to make $Q_B = 0$.
- $\therefore Q_C Q_B Q_A = 100 \dots \dots \dots$ After the 4th clock pulse

- Thus the counting progresses.
- After the 7th clock pulse the output is 111 and after the 8th clock pulse, all the flip-flops toggle and change their outputs to 0. Hence $Q_C Q_B Q_A = 000$ after the 8th pulse and the operation repeats.



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION
Model Answer


Subject Code: 17333

Subject Name: Digital Technique

Clock	Q _C	Q _B	Q _A
0	0	0	0
1 st (↓)	0	0	1
2 nd (↓)	0	1	0
3 rd (↓)	0	1	1
4 th (↓)	1	0	0
5 th (↓)	1	0	1
6 th (↓)	1	1	0
7 th (↓)	1	1	1

On 8th pulse counter returns to the all 0 state

Timing Diagram



- 4. Attempt any four of the following: 16**
- a) **Distinguish between synchronous and asynchronous counter. 4**
(Any 4 each Comparison - 1 mark)

Ans:




SUMMER-16 EXAMINATION
Model Answer

Subject Code: 17333

Subject Name: Digital Technique

No.	Asynchronous Counter	Synchronous Counter
1.	In an Asynchronous Counter the output of one Flip Flop acts as the clock input of the next Flip Flop.	In a Synchronous Counter all the Flip Flop's are Connected to a common clock signal.
2.	Speed is Low	Speed is High
3.	Only J K or T Flip Flop can be used to construct Asynchronous Counter	Synchronous Counter can be designed using JK, RS, T and D Flip Flop.
4.	Problem of Glitch arises	Problem of Lockout
5.	Only serial count either up or down is possible.	Random and serial counting is possible.
6.	Settling time is more	Settling time is less
7.	Also called as serial counter	Also called as Parallel Counter



b) Compare weighted register DAC and R-2R DAC.
 (Any 4 each Comparison - 1 mark)

4

Ans:

Weighted resistor DAC	R-2 R ladder DAC
It requires more than two resistor values.	It requires resistors of only two values.
It is not easy to build.	It is easy to build.
It requires one resistor per bit	It requires two resistor per bit
It is not possible to expand	It can be easily expanded to handle more number of bits by adding resistors



SUMMER-16 EXAMINATION
Model Answer


Subject Code: 17333

Subject Name: Digital Technique

- c) Draw neat circuit diagram of clocked JK flip - flop using NAND gates. Give its truth table and explain race around condition. 4

(Diagram - 1 mark; Truth Table - 1 mark; Explanation - 2 marks)

Ans:



Initial Conditions	Inputs (Pulsed)		Final Output
Q	S	R	Q (t + 1)
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Race around condition:

When JK flip flop when the value of J and K =1 and at the same time value of clock is 1 ,so according to the truth table of J=k=1 the value of output should be toggled so the value keep on changing till the change in the clock pulse which is not acceptable .

Elimination of Race around Condition: Race around condition can be avoided using Master Slave Flip flop & by using Edge Triggered Flip Flop




MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
 (Autonomous)
 (ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION
Model Answer

Subject Code: 17333

Subject Name: Digital Technique

d) Prepare the truth table for following circuit and from the truth table identify the flip flop. 4



(Truth table - 2marks; Flip-flop identification - 2marks)

Ans:

Input		Output				
Input	Q	S	R	Q	Q'	Remark
0	0	0	1	0	1	Reset
1	0	1	0	1	0	set
0	1	1	0	1	0	set
1	1	0	1	0	1	Reset

When we assume $Q=0$ and $Q' = 1$ its work same as D Flip-Flop.

When we assume $Q=1$ and $Q' = 0$ its work same as T Flip-Flop.

e) **Classify memories. Give the function of each type.** 4

(Classification - 2 marks; Function of any four - 2 marks)


Ans:



SUMMER-16 EXAMINATION
Model Answer

Subject Code: 17333

Subject Name: Digital Technique



- f) Draw neat block diagram of Ramp ADC and explain its working . 4
(Diagram - 2 marks; Working - 2 marks)

Ans:




Diagram of a Ramp ADC

Working the counter is reset to zero first, by applying a reset pulse. Then after releasing the reset pulse, the clock pulse is applied to the counter through an AND gate. Initially the DAC output is zero. Therefore the analog input voltage V_A is greater than the DAC output V_d , i.e., $V_A > V_d$. The comparator output is high and the AND gate is enabled. Thus the clock pulses are allowed to pass through the AND gate to the counter. The counter starts counting these clock pulses. Its output goes on increasing. As the counter output acts as input to DAC, the DAC output which is in staircase waveform also increases.



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION

(Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION

Model Answer

Subject Code: 17333

Subject Name: Digital Technique

As long as the DAC output $v_d < v_A$ this process will continue, as the comparator output remains high enabling the AND gate. However, when the DAC output is high than the input analog voltage i.e. $v_d > v_A$, the comparator output becomes low so that AND gate is disabled and stop the clock pulse i.e. counting stops. Thus the digital output of the counter represents the analog input voltage v_A . When the analog input change to a new value, a second reset pulse is applied to the counter to clear it again the counting starts.

5. Attempt any four of the following: 16

a) Perform the following using 9's complement. 4

1) $(52)_{10} - (89)_{10}$ 2) $(83)_{10} - (21)_{10}$

(2 marks each)

Ans:

$$\begin{array}{r}
 9's \text{ complement of } 89 = 99 \\
 \underline{-89} \\
 10
 \end{array}$$

Add $(52)_{10}$ and 9's complement of $(89)_{10}$

$$\begin{array}{r}
 0101 \ 0010 \\
 + \underline{0001 \ 0000} \\
 0110 \ 0010
 \end{array}$$

No carry generated, hence ans. is negative

9's complement of sum

$$\begin{array}{r}
 1001 \ 1001 \\
 - \underline{0110 \ 0010} \\
 0011 \ 0111 \leftarrow \text{Final answer}
 \end{array}$$

$$(52)_{10} - (89)_{10} = -(37)_{10}$$



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
 (Autonomous)
 (ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION
Model Answer

Subject Code: 17333

Subject Name: Digital Technique

9's complement of $(21)_{10}$

$$\begin{array}{r} 99 \\ - 21 \\ \hline 78 \end{array} \quad \leftarrow \text{9's complement of } 21$$

Add $(83)_{10}$ & 9's complement of $(21)_{10}$

$$\begin{array}{r} (83)_{10} \rightarrow 1000 \ 0011 \\ \quad \quad \quad 0111 \ 1000 \\ \hline 1111 \ 1011 \quad \leftarrow \text{invalid BCD ADD}(6)_{10} \\ \rightarrow \boxed{1} \ 0110 \ 0001 \end{array}$$

Final carry indicates that the result is positive and in its true form

$$\begin{array}{r} \boxed{1} \ 0110 \ 001 \\ + \quad \quad \quad 1 \\ \hline 0110 \ 0010 \quad \leftarrow \text{Ans. is positive and in its true form} \\ \underbrace{\quad 6} \quad \underbrace{\quad 2} \end{array} \quad (83)_{10} - (21)_{10} = (62)_{10}$$

b) State different applications of flip-flops.
 (Any four - 1 mark each)

4

Ans:

Applications of flip flop

- Bounce elimination of key
- Memory
- Registers
- Counters
- Delay element




SUMMER-16 EXAMINATION

Model Answer

Subject Code: 17333

Subject Name: Digital Technique

- c) Find the Boolean expression for logic circuit given below and reduce it using Boolean algebra.



(Expression - 2 marks; Reducing - 2 marks)

Ans:

$$Y = \overline{A \cdot B} + \overline{A + B}$$
$$= \overline{A} + \overline{B} + (\overline{\overline{A} \cdot \overline{B}}) \dots \text{De Morgan's thm}$$
$$= \overline{B} + \overline{A} + \overline{A \cdot B} \dots \overline{A + B} = \overline{A} + \overline{B}$$
$$= \overline{B} + \overline{A} + \overline{B}$$

OR

$$Y = \overline{A + B}$$
$$Y = \overline{A \cdot B} \dots \text{De Morgan's thm.}$$



SUMMER-16 EXAMINATION
Model Answer

Subject Code: 17333


Subject Name: Digital Technique

- d) Draw and explain SISO with truth table and timing diagram. 4
(Diagram - 1 mark; explanation - 1 mark; truth table - 1 mark; timing diagram - 1 mark)

Ans:

Serial in Serial out Shift Register (SISO), type of shift register accepts data serially, one bit at a time at the single input line, and shifted to next flip flop serially. The output is also obtained on a single output line in a same serial fashion.

A shift right register can be constructed with either J-K or D flip flops as shown in below.



As shown in figure J-K flip flop based shift register requires connection of both J and K inputs. Input data are connected to the J and K inputs of the left most (lowest order) flip flop of flip flop chain. And all flip flops are connected in serially. For a JK flip flop output is followed whatever the input of J and the both the input are complimentary. Let take an example to input a 0, one should apply a 0 at the J input, i.e., $J = 0$ and $K = 1$ and vice versa. With the application of a clock pulse the data will be shifted by one bit to the right. In this way the first data will store at Flip flop A then in next clock pulse the date of A flip flop is shifted to filp flop B in that way. Finally the serial output will appear from flip flop D.

For example, consider that all the stages are reset and a logical input 1011 is applied at the serial input line connected to stage A. the table given below shows how the data is shifted from one flip flop to other and finally get the output from D flip flop.



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
 (Autonomous)
 (ISO/IEC - 27001 - 2005 Certified)


SUMMER-16 EXAMINATION
Model Answer

Subject Code: 17333

Subject Name: Digital Technique

Operation of the Shift-right Register					
Timing pulse	Q_A	Q_B	Q_C	Q_D	Serial output at Q_D
Initial value	0	0	0	0	0
After 1 st clock pulse	1	0	0	0	0
After 2 nd clock pulse	1	1	0	0	0
After 3 rd clock pulse	0	1	1	0	0
After 4 th clock pulse	1	0	1	1	1

After fourth clock pulse we will get first input after next three clock pulse the complete input (1011) which we feed at flip flop A will out from flip flop D. Now in bellow see the waveform of 4 bit serial shift register.





MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
 (Autonomous)
 (ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION
Model Answer


Subject Code: 17333

Subject Name: Digital Technique

- e) Draw the block diagram of BCD to seven segment decoder /driver using IC 7447 with its truth table
 (Diagram - 2 marks; truth table - 2 marks)

4

Ans:



BCD INPUTS

7-SEGMENT OUTPUTS

DECIMAL OR FUNCTION	LT	RBI	D	C	B	A	RBO	\bar{a}	\bar{b}	\bar{c}	\bar{d}	\bar{e}	\bar{f}	\bar{g}
0	H	H	L	L	L	L	H	L	L	L	L	L	L	H
1	H	X	L	L	L	H	H	H	L	L	H	H	H	H
2	H	X	L	L	H	L	H	L	L	H	L	L	H	L
3	H	X	L	L	H	H	H	L	L	L	L	H	H	L
4	H	X	L	H	L	L	H	H	L	L	H	H	L	L
5	H	X	L	H	L	H	H	L	H	L	L	H	L	L
6	H	X	L	H	H	L	H	H	H	L	L	L	L	L
7	H	X	L	H	H	H	H	L	L	L	H	H	H	H
8	H	X	H	L	L	L	H	L	L	L	L	L	L	L
9	H	X	H	L	L	H	H	L	L	L	H	H	L	L



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION
Model Answer

Subject Code: 17333

Subject Name: Digital Technique

OR

Decimal or Function	Inputs						BI/RBO (Note 1)	Outputs						
	LT	RBI	D	C	B	A		a	b	c	d	e	f	g
0	H	H	L	L	L	L	H	L	L	L	L	L	L	H
1	H	X	L	L	L	H	H	H	L	L	H	H	H	H
2	H	X	L	L	H	L	H	L	L	H	L	L	H	L
3	H	X	L	L	H	H	H	L	L	L	L	H	H	L
4	H	X	L	H	L	L	H	H	L	L	H	H	L	L
5	H	X	L	H	L	H	H	L	H	L	L	H	L	L
6	H	X	L	H	H	L	H	H	H	L	L	L	L	L
7	H	X	L	H	H	H	H	L	L	L	H	H	H	H
8	H	X	H	L	L	L	H	L	L	L	L	L	L	L
9	H	X	H	L	L	H	H	L	L	L	H	H	L	L
10	H	X	H	L	H	L	H	H	H	H	L	L	H	L
11	H	X	H	L	H	H	H	H	H	L	L	H	H	L
12	H	X	H	H	L	L	H	H	L	H	H	H	L	L
13	H	X	H	H	L	H	H	L	H	H	L	H	L	L
14	H	X	H	H	H	L	H	H	H	H	L	L	L	L
15	H	X	H	H	H	H	H	H	H	H	H	H	H	H
BI	X	X	X	X	X	X	L	H	H	H	H	H	H	H
RBI	H	L	L	L	L	L	L	H	H	H	H	H	H	H
LT	L	X	X	X	X	X	H	L	L	L	L	L	L	L

H – HIGH level, L – LOW level, X – Don't Care

f) What is modulus of counter? Design a mod - 3 ripple counter using a 2 - bit ripple counter. 4
(Definition - 1 mark; truth table - 1 mark; K map – 1 mark; diagram - 1 mark)

Ans:

Modulus Counter (MOD-N Counter)


Modulus of a counter is the no. of different states through which the counter progress during its operation. It indicates the no. of states in the counter; pulses to be counted are applied to counter. The circuit comes back to its starting state after counting N pluses in the case of modulus N counter.



SUMMER-16 EXAMINATION
Model Answer

Subject Code: 17333

Subject Name: Digital Technique



6. Attempt any two of the following : 16

a) i) Define and draw the logical symbol of demultiplexer. 2
(Definition - 1 mark; diagram - 1 mark)

Ans:




SUMMER-16 EXAMINATION

Model Answer

Subject Code: 17333

Subject Name: Digital Technique



Demultiplexer: It is a combinational logic circuit which has only one input, n outputs and m select lines

ii) Realize the logic function of the truth table given below using a multiplexer.

6

A	B	C	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

(Diagram - 6 mark)

Ans:




MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
 (Autonomous)
 (ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION
Model Answer

Subject Code: 17333


Subject Name: Digital Technique



b) i) Draw the symbol and truth table of T flip flop for Negative Edge Triggered. (Symbol - 1 mark; truth table - 1 mark)

2

Ans:





MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION

(Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION

Model Answer

Subject Code: 17333

Subject Name: Digital Technique

ii) List Different types of shift registers.

2

(Any four - 1/2 mark each)

Ans:

1. Serial input serial output (SISO)
2. Serial input parallel output (SIPO)
3. Parallel input serial output (PISO)
4. Parallel input parallel output (PIPO)
5. Bidirectional Shift Register
6. Universal Shift Register

iii) Compare counters and shift registers.

4

(Any four points - 1 mark each)

Ans:

Parameters	Counters	Shift register
Flipflop used	T flipflop	SR, JK flipflop
Modes of operations	Serial Up or Down	Serial or parallel
Change in output state	Output will always follow a sequence, either in the upward or downward direction	Output need not follow sequence
Types	<ul style="list-style-type: none">• Up Counters• Down counters• Up/ Down counters	<ul style="list-style-type: none">• Serial input serial output (SISO)• Serial input parallel output (SIPO)• Parallel input serial output (PISO)• Parallel input parallel output (PIPO)• Bidirectional Shift Register• Universal Shift Register
Applications	Time and frequency measurement, clock, ADC	Data shifting



SUMMER-16 EXAMINATION

Model Answer

Subject Code: 17333


Subject Name: Digital Technique

- c) i) With suitable diagram describe successive approximation ADC.
(Diagram - 2 marks; Explanation - 2 marks)

4

Ans:

Successive approximation register



The comparator serves the function of the scale, the output of which is used for setting / resetting the bits at the output of the programmer. This output is converted into equivalent analog voltage from which offset is subtracted and then applied to the inverting input terminal of the comparator. The outputs of the programmer will change only when the clock pulse is present. To start the conversion, the programmer sets the MSB to 1 and all other bits to 0. This is converted into analog voltage by the DAC and the comparator compares it with the analog input voltage. If the analog input voltage $V_a \geq V_i$, the output voltage of the comparator is HIGH, which sets the next bit also. On the other hand if $V_a < V_i$, Then the output of the comparator is LOW which resets the MSB and sets the next bit. Thus a 1 is tried in each bit of DAC until the binary equivalent of analog input voltage is obtained.

- (ii) List any four specifications of ADC
(Any four specifications - 1 mark each)

4

Ans:

- Analog input voltage
- Input impedance
- Linearity



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION

(Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION

Model Answer

Subject Code: 17333

Subject Name: Digital Technique

- Accuracy:
- Monotonicity
- Resolution
- Conversion Time
- Quantization Error

OR

Analog input voltage: This is the maximum allowable input voltage range

Input impedance: Its value ranges from 1 k Ω to 1 M Ω depending upon the type of A/D converter. Input capacitance is in the range of tens of pF.

Linearity: is conventionally equal to the deviation of the performance of the converter from a best straight line.

Accuracy: the accuracy of the A/D converter depends upon the accuracy of maximum deviation of the digital output from the ideal linear line.

Monotonicity: In response to a continuously increasing input signal the output of an A/D converter should not at any point decrease or skip one or more codes. This is called the monotonicity of A/D converter.

Resolution is defined as the maximum number of digital output codes. This is same as that of a DAC

Resolution= 2^n

Resolution is defined as the ratio of change in the value of the input analog voltage V_A , required to change the digital output by 1 LSB.

Conversion Time: It is the total time required to convert the analog input signal into a corresponding digital output.

Quantization Error:

This approximation process is called as quantization and the error due to the quantization process is called as quantization error.